Abstract-In state-of-the-art positron emission (PET) tomography systems, application-specific integrated circuits (ASICs) are commonly used to precisely digitize the signals of analog silicon photo-multipliers (SiPMs). However, when operating PET electronics in a magnetic resonance (MR) system, one faces the challenge of mutual interference of these imaging techniques. To prevent signal deterioration along long analog signal lines, PET electronics with a low power consumption digitizing the signals close to the SiPMs are preferred. In this study, we evaluate the power consumption of the TOFPET2 ASIC. Its power consumption ranges from 3.6 mW/channel to 7.2 mW/channel as a function of the input stage impedance and discriminator noise settings. We present an analytical model allowing to compute the power consumption of a given ASIC configuration. The configured input stage impedance and discriminator noise have an impact on the coincidence resolution time, energy resolution, and dark count rate. Since TOFPET2 ASICs delivers state-ofthe art performance with a power consumption similar or even lower than other ASICs typically used for PET applications, it is a favorable candidate to digitize the signals of SiPMs in future simultaneous PET/MR systems.
I. INTRODUCTION
I N positron emission tomography (PET), radioactive tracer molecules are injected into the patient's body. The tracer molecules undergo a β + -decay resulting in the emission of a positron which annihilates with an electron in the surrounding tissue. Two γ-photons released back-to-back by the electronpositron annihilation with an energy of 511 keV each are detected by a ring-shaped array of γ-detectors surrounding the patient [1] - [3] . Based on these so-called coincidence events, PET is used as a functional imaging technique in oncology, neurology and cardiology [4] - [6] . Common state-of-the-art PET systems employ scintillators fabricated of lutetium-(yttrium-)oxyorthosilicate (L(Y)SO) converting incident γ-photons into optical photons and analog silicon-photomultipliers (SiPMs) as photo-detectors, which have come to replace priorly used avalanche photo-diodes (APDs) during the past years [7] . An SiPM consists of several thousand single-photon avalanche diodes (SPADs) which are connected in parallel and are operated in Geiger mode. The SPADs break down and generate an analog pulse when hit by an optical photon. The signal sum is a measure for the number of detected photons. The timestamp of the detected γ-interaction can be determined from the first optical photons detected by the SiPM. Passive quenching of the self-sustaining avalanche resulting from a diode breakdown and thus, resetting the diode is achieved by a serial high-ohmic resistance per individual SPAD. In time-of-flight PET (TOF-PET), PET systems are capable of resolving the difference in arrival times of the two γ-photons of a coincidence event down to the order of few hundred picoseconds. This allows to localize the annihilation event more precisely, which can be exploited during image reconstruction leading to a better signal-to-noise ratio (SNR) of the image of the activity distribution [1] , [2] , [8] , [9] . State-of-the-art clinical systems reach coincidence resolution times (CRTs) down to 214 ps -a benchmark set by the Siemens Biograph Vision PET/CT system [10] . In benchtop experiments, much lower CRTs down to 58 ps are possible [11] . For SiPM readout in PET applications, the precise digitization of event timestamps and energies is typically achieved by employing application-specific integrated circuits (ASICs). These ASICs typically support 8 to 64 data channels [12] - [20] . The time binning of the employed time-to-digital converters (TDC) can range from 20 ps-50 ps [18] , [19] , [21] , [22] . The energy of the signal can either be measured by a time-over-threshold method (tot-mode) [13] , [23] or via signal integration (qdcmode), e.g., as applied for the Weeroc, PETA and TOFPET ASIC series [12] , [15] , [18] - [20] , [24] - [32] The measurement can be linear for integrating charges up to 2000 p.e.-3000 p.e. (photo-electrons) [17] , [20] , [32] . When integrating TOF-PET and magnetic resonance imaging (MRI) in one hybrid system, one faces the need of a compact infrastructure designed for only restricted space inside the MR bore as well as problems of dissipation and mutual interference. These can result in performance degradation for both imaging modalities and, thus, need to be evaluated [33] - [35] . In addition, one has to take into account the power supply that is required by the high-performance PET electronics. Connecting the PET electronics to the SiPMs via long cables from outside to prevent space problems inside the MR system potentially leads to a performance degradation due to a loss of the SiPM signal quality. The long analog signal lines would call for sophisticated shielding to avoid a disturbance of the transmitted signals by the dynamic magnetic fields of the MR system. An early digitization close to the SiPM is therefore favored. To this end, the power for the PET electronics has to be provided via circuitry inside the MR bore. The MR-environment puts a lot of constraints on the selection of the power supply electronics, complicating the use of switched mode power supplies (SMPS). Hence, linear voltage regulators are often used to provide the final supply voltage for the PET electronics, whose design as well as the required infrastructure benefits from low-power PET electronics [36] , [37] . For those reasons, PET electronics with a low power consumption are favored for system integration to overcome the aforementioned effects. This study aims to characterize the power consumption of the TOFPET2 ASIC, which was released by PETsys Electronics S.A. in 2017 [38] . In addition, the possible impact of the power consumption configuration on the ASIC performance is evaluated to further assess the system applicability of the TOFPET2 ASIC.
II. MATERIALS

A. Setup
We used the TOFPET2 ASIC evaluation kit provided by PETsys Electronics S.A. (see Fig. 1 ) [31] , [39] - [41] . The evaluation kit allows the user to test the TOFPET2 ASIC under benchtop conditions with different SiPM types. The SiPMs can be connected to the ASIC via two SAMTEC connectors on the ASIC test boards shipped with the kit. Apart from these test boards, the kit includes a front end board (FEB/D) holding the power supply and external clock for the ASIC test boards as well as a field programmable gate array (FPGA) and a 1-Gbit-Ethernet link for data transmission. In addition, a high-voltage digital-to-analog converter (HV-DAC) mezzanine board is employed to provide the bias voltage for the SiPMs used. The two ASIC test boards can be connected to the FEB/D board via two flexible cables and are mounted on a bread board for coincidence experiments (see Fig. 1 ). The whole setup is enclosed by a light-impermeable top cover featuring a fan. We added a temperature sensor connected to a controller allowing to adjust the ambient temperature of the setup. The setup including FEB/D board is placed into a larger climate chamber, which is likewise thermally controlled.
B. TOFPET2 ASIC
The TOFPET2 ASIC (version 2b) features 64 individual ASIC channels, a TDC with a time binning of 30 ps, and a clock cycle of 200 MHz [31] . The user can choose a totor qdc-mode to measure the signal energy. The analog-todigital converters (ADCs) used for the latter one are linear for integrating charges up to 1500 pC (2500 p.e.) [42] . During acquisition, each channel is multi-buffered by four analog buffers. The maximum event rate per ASIC channel is 600 kcps [43] . Each channel features an individual trigger circuit designed to reject dark counts by a three-threshold event validation. Two discriminators D T1 and D T2 in the timing branch of the circuit are configured to trigger on different voltage thresholds, whereby the lower trigger of discriminator D T1 is fed into an AND gate and validated by the higher trigger of discriminator D T2. A third discriminator D E with an even higher threshold is employed in the energy branch for further noise rejection. An event is considered valid, if it triggers all three discriminators. The voltage threshold of each discriminator can be adjusted via a dimensionless parameter vth t1, vth t2 or vth e, respectively. These parameters operate on different scales (approx. 2.5 mV, 15 mV, and 20 mV per DAC step [44] ) and adjust the voltage threshold over a channel-specific baseline determined in the calibration routine. If an incident event only triggers D T1, it is rejected. On this first validation level, no dead time is introduced by the event rejection. If an incident event also triggers D T2, the event timestamp is generated by this second trigger. Hereafter, the event is validated or rejected by the third trigger. It is possible that small pulses occurring close to coincidence events cause the timestamp to be generated by the output of D T1, which results in the appearance of satellite peaks in the time difference spectra of matched coincidence events. A detailed description of the operation of the trigger circuit and the appearance of satellite peaks can be found in [44] . Three software configuration parameters influence the input stage impedance R IN and the discriminator noise of the TOFPET2 ASIC channel circuit, which both can be used to adjust the power consumption of the TOFPET2 ASIC. The input impedance can be adjusted by changing the parameter fe ib1. The discriminator noise V noise T and the discriminator noise slew rate, respectively, can be adjusted by changing the parameters fe ib2 and disc sf bias. We use the nomenclature from the PETsys documentation [31] . All three configuration parameters operate on a dimensionless scale. The configuration parameter fe ib1 exponentially increases the input stage impedance from 11 Ω to 32 Ω when changed from 0-60. These values are taken from the TOFPET2 data sheet. No numerical values are given regarding the impact of fe ib2 and disc sf bias on the discriminator noise [31] .
C. γ-Detectors
In this study, three configurations of SiPMs and scintillators were used with the setup. For single-channel experiments, we employed two FBK (NUV-HD) SiPMs each coupled to a 2.62 mm × 2.62 mm × 3 mm LYSO scintillation crystal using Cargille Meltmount TM . To connect these to the ASIC test boards, two small adapter boards provided by PETsys were used. A 22 Na point source (0.5 mm active diameter) with an activity of approx. 7 MBq was placed in the center of the setup. For multi-channel experiments, we employed two 8 × 8 KETEK PA3325-WB-0808 SiPM arrays or two 8 × 8 Hamamatsu S14161-3050-HS-08, each one-to-one coupled to a 12-mm-high scintillator array, featuring BaSO 4 powder mixed with epoxy as the inter-crystal layer. For optical coupling, Sylgard R 527, a two-component dielectric gel fabricated by Dow Corning, was used. A geometry of five 22 Na NEMA cubes (0.25 mm active diameter) with a total activity of approx. 3 MBq was placed in the center of the setup. All single-and multi-channel configurations were wrapped in teflon tape to prevent light loss.
III. METHODS
In this work, the power consumption of the TOFPET2 ASIC was quantified, including a study of the range of possible configurations. The power consumption of the TOFPET2 ASIC is a function of the input stage impedance, the discriminator noise, and its slew rate. Adjustments of the configuration parameters are expected to affect the ASIC performance. This performance impact was also evaluated. The available configuration parameters do not allow to adjust the input capacitance, which is influences the ASIC power consumption as well, but cannot be configured [31] .
A. Experiments
The ASIC requires a power supply of 1.2 V powering the ASIC operation and a power supply of 2.5 V powering the ASIC-FPGA communication [31] . The current consumption of the ASIC on the main supply line U DD12 is not conveniently measurable, since this voltage (1.2 V) is generated locally on the ASIC test board (see Fig. 2 ). Here, a linear low-dropout (LDO) regulator with a negligible quiescent current I q is used and the internal circuits of that LDO are fed out of a different supply line. Hence, the average of the ASIC supply current I DD12 is basically identical to the average value of LDO input current I DD . This input current can be measured via a modification of the FED/D board. The FEB/D generates a pre-regulated voltage U DD of 1.8 V. This voltage is protected by a replaceable fuse F2. Exchanging this fuse with a shunt resistor R allows to evaluate the current via measuring the voltage drop across this resistor. For our test, we used a shunt resistor of 0.13 Ω and captured the voltage drop ∆Ū with an oscilloscope. Mathematical averaging reveals the average current. The output voltage of the LDO was confirmed to stay unaffected from the modification, i.e., the voltage drop across R did not impact the output voltage regulation, which was stable at 1.2 V. Hence, the power consumptionP of the ASIC was then computed viā
in case a single ASIC board was connected to that very FEB/D channel. As visible in Fig. 2 , a second ASIC board can be commenced to the same output. In this case, the calculated power is hence the power for two ASICs. The introduced method only measures the ASIC power consumption due to operating the ASIC itself. The power consumption due to ASIC-FPGA communication is not included in the measured values, since it cannot be separated from other loads on the 2.5-V-line, e.g., the FPGA operation. The three software configuration parameters fe ib1, fe ib2, and disc sf bias were successively changed to evaluate their impact on the power consumption. So far, only I DD12 as a function of fe ib2 and disc sf bias is reported [31] . This study intends to provide a complete overview on the impact of the configuration parameters. The parameter fe ib1 was changed from 0-60 in steps of 5. The parameter fe ib2 was changed from 0-30 in steps of 5. The parameter disc sf bias was changed from 0-32 in steps of 4. While one parameter was changed, the other two are kept at zero to reveal the influence of a that very parameter. For each setting, the respective power consumption was determined for data acquisition running in tot-or qdc-mode in single-and multi-channel experiments with FBK (NUV-HD) and KETEK PA3325-WB-0808 SiPMs and for acquiring dark counts or events of 22 Na sources placed inside the setup. For all applied settings, data were acquired for 30 s at 16
• C ambient temperature. The overvoltage was set to 4.75 V. The discriminator thresholds were kept constant at vth t1 = 20, vth t2 = 20, and vth e = 15. The minimum, default, and maximum power consumption of the ASIC was determined as benchmarks for further investigations. The corresponding parameter settings are fe ib1 = 60, fe ib2 = 30, and disc sf bias = 32 to reach minimum, fe ib1 = 59, fe ib2 = 0, and disc sf bias = 0 to reach default, and fe ib1 = 0, fe ib2 = 0, and disc sf bias = 0 to reach maximum power consumption. The settings for minimum and maximum power consumption were determined experimentally. The setting for default power consumption was extracted from the default ASIC software configuration. Additionally, the impact of the power consumption setting m u lt i-ch a n n e l w it h so u rc e si n g le -c h a n n e l w it h so u rc e si n g le -/ m u lt i-ch a n n e l w / o so u rc e fe ib2 power consumption / mW/channel Variation of the discriminator noise. on the ASIC performance was evaluated in coincidence experiments with two KETEK PA3325-WB-0808 SiPM arrays. For minimum, default, and maximum power consumption, the overvoltage was varied between 2.75 V-5.75 V in steps of 0.5 V with vth t1 = 30, vth t2 = 20, and vth e = 15. For each setting, data were acquired for 120 s. Employing Hamamatsu S14161-3050-HS-08 SiPM arrays, the influence on the dark count rate per channel was investigated. For this purpose, each channel was individually enabled to trigger only on the first discriminator D T1 of the ASIC channel circuit. The validation by higher thresholds was disabled. For each setting, dark counts were acquired for 10 s at an overvoltage of 4.75 V and for discriminator thresholds between vth t1 = 1 and vth t1 = 60 in steps of 1.
B. Setup calibration
A calibration according to the PETsys calibration routine [40] was run for each investigated SiPM type at default ASIC configuration with an overvoltage of 4 V and vth t1 = 20, vth t2 = 20, and vth e = 15. Investigating the impact of the power consumption on the ASIC performance and the dark count rate, a calibration was run at each power consumption setting.
C. Data processing
Performance data were evaluated in the same manner as described in [44] : Data were prepared applying the PETsys routine convert raw to singles to convert raw data into single hit information. The obtained table containing a timestamp, an energy value, and a channel id for each single hit registered was used for further processing. An energy value histogram was computed, where the peak positions of the two peaks in the 22 Na spectrum (511 keV, 1274.5 keV) were determined using a Gaussian fit routine. A saturation corrected model was fit to the determined positions, allowing to compute the energy in keV from the acquired energy values via
Here, E is the hit energy in keV and e is the energy value in ADC units acquired for this hit. The factors c and s are a conversion factor and a saturation parameter determined by the fit routine. The energy resolution was determined as the full width at half maximum (FWHM) of the 511 keV peak in the converted energy spectrum. Single hits were checked for coincidences applying an energy filter of 400 keV-700 keV and a coincidence window of 7.5 ns. For multi-channel data, the timestamps were corrected for the source positions. The coincidence time difference between two matched hits was computed. From the time difference histogram, the coincidence resolution time (CRT) was computed as the FWHM of the histogram peak. For each time difference histogram, the satellite peak fraction is computed. This fraction classifies all events matched as coincidences with a coincidence time difference larger than 2.5 ns. Performance results are stated dependent on the relative offsetcorrected overvoltage U cor,rel , which is computed via
whereŪ BD is the breakdown voltage of the employed SiPM, U bias,set is the applied bias voltage configured via the software, and U off is the voltage offset between configured and actually applied bias that was determined by probing different ASIC channels. The voltage offset is due to a small DC voltage (approx. 750 mV) at the input of each ASIC channel [45] .
IV. RESULTS
A. Adjustability
In Fig. 3 , we depict the influence of each of the three software configuration parameters fe ib1, fe ib2, and disc sf bias on the TOFPET2 ASIC power consumption in qdc-mode. In tot-mode, the acquired curves show the same shape. All parameters cause a drop of the power consumption when being increased. Here, the software configuration parameter fe ib2, which, according to the data sheet [31] , influences the discriminator noise, has the largest impact on the power consumption. The power consumption drops from 6.5 mW/channel to 4.3 mW/channel for the acquisition of dark counts. The parameters fe ib1 and disc sf bias have a lower impact on the power consumption. Here, the power consumption drops from 6.5 mW/channel to 5.8 mW/channel and from 6.5 mW/channel to 6.2 mW/channel, respectively, for the acquisition of dark counts. No difference is visible between single-and multichannel experiments. In these scans, we notice a systematic increase of the power consumption when configuring fe ib1 > 60, i.e., R IN > 32 Ω (see black circle in Fig. 3a) . As a consequence, settings with fe ib1 > 60 are excluded from further scans. If events of a radioactive source are acquired, a slight but systematic increase of the power consumption of approx. 0.5 mW/channel is visible. A shift of again approx. 0.2 mW/channel is visible if an SiPM array is connected to the ASIC test board instead of a single SiPM. Statistical errors of approx. 8 % mainly stemming from the resistance measurement are equally assumed on all measured data. As benchmarks for further investigations and for comparison with other ASIC models, the power consumption in qdcmode is determined to be 3.6 mW/channel at its minimum, 6.4 mW/channel at its default, and 7.2 mW/channel at its maximum value (see Tab. I).
B. Analytical model
We assume that the power consumption per channel P ch can be computed analytically prior to experimental determination by applying a model linearly superposing the observed effects for a given tuple (fe ib1, fe ib2, disc sf bias). To determine the model parameters, piece-wise defined functions are fit to the curves. A constant P 0 is assumed that is set off against the allocated influence of the three parameters fe ib1, written as dP fe ib1 , fe ib2, written as dP fe ib2 , and disc sf bias, written as dP disc sf bias : P ch = P 0 + dP fe ib1 + dP fe ib2 + dP disc sf bias (4) We use linear or parabolic functions to model the impact of the respective parameters. When changing disc sf bias over its whole parameter range, the power consumption drops linearly. Hence, dP disc sf bias can be parameterized as For fe ib1 and fe ib2, the drop in power consumption is linear first, but becomes parabolic towards higher parameter values. Therefore, the influence of fe ib1 and fe ib2 is parameterized as:
The model parameters a i , b i , and f 0 are determined using least-squares fit routine (see Tab. II). As P 0 , i.e., the y-axis intercept of the power consumption curves in Fig. 3 , shows a dependency on the count rate, it has to be determined experimentally setting fe ib1 = 0, fe ib2 = 0, and disc sf bias = 0. In order to test this model, random tuples (fe ib1, fe ib2, disc sf bias) are considered. The power consumption of the ASIC is measured for each tuple using the methods applied before and computed via the implemented model. The measured power consumption is plotted against the computed power consumption (see Fig. 4 , blue dots). A linear regression is performed on the data points (see Fig. 4 , red line). The linearity of the fit is determined to be 1.034 ± 0.018 with an y-axis intercept in the order of 0.1 mW/channel.
C. Impact on performance
The position of the 511 keV and 1274.5 keV peaks of the energy value spectra acquired via signal integration (qdcmode) is only slightly affected by different power consumption settings as indicated by arrows in Fig. 5 . Furthermore, a slight deterioration in energy resolution is observed in performance experiments (see Fig. 6b ). In comparison to the default setting, systematic deviations smaller than 0.5 % (absolute change) are visible for the energy resolution at maximum and minimum power consumption for all applied overvoltages. Adjusting the power consumption is shown to have a significant influence on the CRTs achieved in coincidence experiments (see Fig. 6a ). At the cost of a higher consumption, CRTs Energy spectra at the three benchmarks: minimum (3.7 mW/channel), default (6.7 mW/channel) and maximum (7.4 mW/channel). Energy spectra are acquired with two KETEK PA3325-WB-0808 SiPM arrays at 4.75 V overvoltage and with vth t1 = 50. Arrows indicate the positions of the 511 keV and 1274.5 keV peaks in the energy value spectra.
can be improved by 20 ps-40 ps comparing the performance for different overvoltages at minimum and maximum power consumption configuration. Additionally, a higher fraction of events contributing to the formation of satellite peaks in the coincidence time difference spectra is reported for a lower power consumption. The fraction increases by up to 3 % comparing the situation for minimum and maximum power consumption at different overvoltages (see Fig. 6c ). Since prior studies showed that the satellite peak fraction depends on the configured trigger threshold of the first discriminator [44] , the increased fraction calls for an adjustment of the trigger thresholds during performance experiments. Additionally, the dark count rate was acquired for settings in the full range of possible thresholds vth t1. Scanning the dark counts of an SiPM in qdc-mode results in acquiring the number of events, i.e., the number of SiPM pulses at and above a configured voltage threshold and, thus, can be used to adjust the trigger thresholds of the first discriminator. The dark count scans are expected to show plateaus indicating an increasing number of SPADs breaking down. In Fig. 7 , these plateaus are visible in all curves acquired for each channel at the three benchmark settings. The acquired curves for the dark count rates of each channel are compressed for a higher power consumption and stretched out for a lower power consumption. The dark count rate is slightly increased for vth t1 = 1 − 10 if configuring a higher power consumption (see Fig. 7 ). In this configuration, setting vth t1 > 10 is sufficient to trigger on a higher number of photo-electrons. For minimum power consumption, this threshold has to be increased by a factor of 2.5 to reach the same trigger level.
V. DISCUSSION
The measured power consumption of 3.6 mW/channel-7.2 mW/channel only includes the power consumption due to the ASIC operation. An estimate of the power consumption due to the ASIC-FPGA communication can be computed taking an input current of 30 mA as a reference [31] . Considering a supply voltage of 2.5 V and 64 ASIC channels, a power consumption of approx. 1.2 mW/channel has to be added to the measured benchmarks. The obtained values are in good agreement with the power consumption of 5 mW/channel to 8 mW/channel reported by PETsys Electronics S.A. [39] . Regarding the analytical model, which was implemented to compute the power consumption due to ASIC operation, the determined linearity of 1.034 ± 0.018 and a negligible yaxis intercept in the order of 0.1 mW/channel confirm that this model can be used to compute the power consumption prior to experiments and thus to select adequate settings. The model has only been verified for the present setup and should be tested on different benchtop setups. The parameter P 0 so far can only be determined experimentally. This parameter correctly accounts for the count rate dependency of the power consumption and thus, also incorporates effects of changing the discriminator thresholds or applied overvoltage, and employing different SiPM types or scintillator topologies. In addition, the introduced model assumes equal behavior of all parts of the ASIC circuit at each point in the three-dimensional parameter space of (fe ib1, fe ib2, disc sf bias). Experiments probing the behavior of fe ib1 for fe ib2 or disc sf bias other than zero, as well as related experiments for the other two parameters, should be considered. However, since the minimum power consumption and various other tuples (see Fig. 4 ) are correctly described by the model, we do not expect changes to the behavior. Compared to other ASICs the TOFPET2 ASIC features a similar or even lower power consumption. For other models, higher values are often reported, e.g., 10 mW/channel for the Triroc ASIC, 25 mW/channel for the STIC3 ASIC, and less than 40 mW/channel for the PETA4 ASIC [18] , [20] , [21] . The prior version of the TOFPET2 ASIC also featured a slightly higher power consumption (8 mW/channel to 11 mW/channel) [30] . A lower power consumption of 3.5 mW/channel reported for the Petiroc ASIC does not include the power consumption of the ASIC buffers [17] . Comparative studies between different ASIC models, e.g., the FlexToT ASIC (11 mW/channel) and the NINO ASIC (27 mW/channel) [46] show that apart from a comparison of the power consumption, multiple parameters, such as linearity of the energy measurement, timing performance as well as the ease of system integration, have to be considered to choose the digitization circuit for a specific application. The pre-amplifier is a low-impedance current conveyor [42] . In current-sensing, a low input stage impedance resulting in fast pulses is beneficial for the timing resolution [29] . In contrast a higher input stage impedance results in the slower and higher rise of the acquired pulses. This behavior is reflected by the performance scans conducted for different configurations of the power consumption. The systematic change in energy resolution visible in performance experiments depending on the power consumption configuration is suspected to be due to the changed pulse shape for a different input stage impedance. The acquired dynamic range of the energy spectra does not call for any gain adjustments. The observed CRT deterioration can be explained referring to the increased input impedance when configuring the ASIC to have a lower power consumption. Due to a slower rise rise of the registered SiPM signals, the ASIC triggers on these signals at a later point in time, resulting in worse CRTs. In addition, a shift of the SiPM operation point due to changing the ASIC configuration is visible in the acquired CRT curves, which do not reach a clear minimum for maximum power consumption (see Fig. 6a ). Low-power ASICs found in literature also show a worse performance than other ASIC models with a higher power consumption [47] . However, since the TOFPET2 trigger circuit is capable of rejecting noise events, the TOFPET2 ASIC still delivers CRTs down to 300 ps at 3.6 mW/channel power consumption, which is only a 20 ps performance loss compared to the default setting. The dark count scans imply that the acquired dark count rate and, accordingly, the photo-electron trigger level is influenced by the configuration of the power consumption, if the trigger threshold is kept at a constant level. This matches the observation of a higher satellite peak fraction at lower power consumption. Since a lower power consumption is associated with higher pulses due to a higher input stage impedance and the noise level brought into the trigger circuit changes with the discriminator noise configuration, the level to trigger between the first and second or the second and third photoelectron is shifted to higher thresholds. One has to keep in mind that the acquired dark count rate is influenced by the intrinsic radioactivity of the scintillator coupled to the SiPM array. Considering an LYSO activity of 500 Bq/cm 3 [48] and assuming that each decay is acquired as valid event, the LYSO contribution to the acquired dark count rate would add up to 0.006 kcps/mm 2 . This contribution should only be visible as a constant offset in the acquired dark count rate. Hence it does not contribute to the observed shift of the photo-electron trigger levels.
VI. CONCLUSION
The TOFPET2 ASIC features a power consumption ranging from 3.6 mW/channel to 7.2 mW/channel. Including an estimate of the power consumption due to ASIC-FPGA communication, these values increase to 4.8 mW/channel-8.4 mW/channel and are to our knowledge low compared to the power consumption of other ASIC models. We present a linear model allowing the calculation of the power consumption prior to experiments. As expected, the input stage impedance and discriminator noise have a significant influence on the ASIC performance. Depending on the configuration and applied overvoltages, achieved CRTs can be improved by 20 ps-40 ps. For settings apart from the default setting, the energy resolution is deteriorated by up to 0.5 % (absolute deterioration). Configuring a lower power consumption results in a shift of the photoelectron trigger levels over the discriminator threshold range. Therefore, adjustments of the trigger threshold vth t1 applied in performance scans are required. Combining a low power consumption of about 6.4 mW/channel with approx. 280 ps CRT and approx. 10.5 % energy resolution at default configuration, the TOFPET2 ASIC stands out as a promising candidate for future system developments.
VII. OUTLOOK
Investigations regarding the adjustments of the trigger threshold vth t1 are necessary to deal with the changed photoelectron levels and to provide a fair comparison between the ASIC performance at different power consumption settings. In addition, a method to separate the loads on the 2.5-Vline needs to be developed to measure the power consumption due to the ASIC-FPGA communication and verify the given estimate. Since the TOFPET2 ASIC shows not only promising performance, but also low power consumption, it will be further favored for building an MR-compatible TOF-PET insert. To evaluate the MR-compatibility of the TOFPET2 ASIC we propose similar test protocols as applied in [49] , [50] .
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